

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/795,994	03/10/2004	Kazutaka Shibata	KAW 110D1	2224
Steven M. Rabi	7590 08/10/200 in	7 .	EXAMINER	
Rabin & Berdo		·	SANDVIK, BENJAMIN P	
1101 14th Street, N.W., Suite 500 Washington, DC 20005			ART UNIT	PAPER NUMBER
			2826	
			MAIL DATE	DELIVERY MODE
		÷	08/10/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/795,994	SHIBATA, KAZUTAKA			
Office Action Summary	Examiner	Art Unit .			
	Ben P. Sandvik	2826			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO périod for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on <u>25 M</u> . This action is FINAL . 2b) ☑ This Since this application is in condition for allowar closed in accordance with the practice under E.	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) Claim(s) 21,22,28-31 and 34 is/are pending in 4a) Of the above claim(s) is/are withdray 5) Claim(s) 30,31 and 34 is/are allowed. 6) Claim(s) 21,22,28 and 29 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the Replacement drawing sheet(s) including the correct and the oath or declaration is objected to by the Examine	epted or b) objected to by the ld drawing(s) be held in abeyance. See ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119	·				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 1.19(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate			

DETAILED ACTION

Response to Arguments

Applicant's arguments filed 5/25/2007 have been fully considered but they are not persuasive. The applicant argues that Scharr does not teach an Au-Sn alloy having a thickness of 0.8 to 5 micrometers. However, the examiner believes that, in view of the applicant's specification, Scharr does teach this limitation as described in the rejection of claim 21 below.

In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dalal et al (U.S. Patent #5796591), in view of Call et al (U.S. Patent #5930597), further in view

Application/Control Number: 10/795,994

Art Unit: 2826

of Scharr et al (U.S. Patent #5346857) and the applicant's specification, further in view of Bando et al (U.S. Patent #4592887).

With respect to claim 21, Dalal teaches a method for manufacturing a semiconductor device in which substrate (Fig. 5, 10) and a semiconductor chip (Fig. 5, 30) are joined to each other face-to-face via first bumps (Fig. 5, 20) provided on electrode terminals (Fig. 5, 18 and 48) of said first semiconductor chip and second bumps (Fig. 5, 38) provided on said second semiconductor chip, comprising the steps of providing at least one of said bumps with a low-melting point metal layer having a lower melting point than that of each of said bumps (Fig. 5, 41 and Col 8 Ln 49-50); heating up said first semiconductor chip or substrate and said second semiconductor chip to a temperature at which said low-melting point metal layer melts, to thereby join said substrate and semiconductor chip together (Fig. 6); and wherein one of said first bumps and corresponding second bumps is smaller in diameter than the other (Fig. 5, the first bump 20 is smaller in diameter than the second bump 38), and said first and corresponding second bumps are joined by heating such that a fillet is formed and covers at least part of a side wall of the smaller of said first and corresponding second bump (Fig. 5, 43). Dalal does not teach that the semiconductor chip and substrate are superposed without perfect alignment, that the chip and substrate are self-aligned upon heating; or filling an insulating resin into a gap between said first semiconductor chip or substrate and said second semiconductor chip after they are joined. Call teaches that a chip and

Application/Control Number: 10/795,994

Art Unit: 2826

semiconductor are misaligned, and then self-align upon the heating and melting of solder bumps (Col 1 Ln 42-46). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the bumps of Dalal self-align as taught by Call in order to compensate for the chip's misalignment. Call teaches filling an insulating resin into a gap between the chip and the substrate (Fig. 3, 16). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide a resin underfill as taught by Call in order to strengthen the package.

Furthermore, Dalal does not teach that at least one of said first or second bumps has a tin layer, said at least one of said first or second bumps being made of gold having a thickness of about 10 to 30 micrometers. Scharr teaches a tin layer (Col 2 Ln 53), and that at least one of a first and second bump is made of gold (Fig. 2, 28) having a thickness between 10 to 30 micrometers (Col 2 Ln 60-61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide a bump of gold with a thickness between 10-30 micrometers and a tin layer as taught by Scharr in order to form a gold-tin eutectic, which does not compromise the high frequency performance of the device (Col 4 Ln 5). Additionally, neither Dalal nor Scharr teach a resulting Au-Sn alloy having a thickness between 0.8 and 5 micrometers. However, the applicant's specification teaches that a gold layer of 10-30 micrometers and a tin layer of 0.1-4 micrometers will form a eutectic layer of 0.8-5 micrometers when heated at a temperature of around 280° C (Paragraphs 53 and 71). Since,

Art Unit: 2826

Scharr teaches a process within these parameters (CoI 3 Ln 27-37) it would have been obvious to one of ordinary skill in the art that the resulting eutectic layer would have a thickness in the range of 0.8 and 5 micrometers.

Furthermore, Dalal and Call do not teach that said insulating resin has a thermal shrinkage factor of 4% or less. Bando teaches a thermosetting setting resin having a shrinkage factor of 3% (Col 3 Ln 56). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a resin having a thermal shrinkage factor of 4% or less as taught by Bando in order to avoid volume reduction upon curing.

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dalal, Call, Scharr/applicant's specification, Bando, in view of Davis et al (U.S. Patent #5421507).

With respect to claims 22, Dalal and Call do not teach liquefying said low-melting point metal layer to thereby diffuse metals of said bumps provided on the surface of said electrode terminal into the liquefied low-melting point metal, by the liquid-phase diffusion method, thus joining said substrate and said semiconductor chip to each other, or that said low-melting point layer is made of an Au-Sn alloy or Sn. Davis teaches a method in which a low-melting point layer is liquefied to thereby diffuse said metals into the liquefied low-melting point metal, by the liquid-phase diffusion method, thus joining said substrate and said semiconductor chip together, and an interface where two Au layers are provided

on copper with a layer of Sn provided between the two Au layers (Fig. 5A, 5B, 5C). It would have been obvious to one of ordinary skill in the art at the time the invention was made to join the substrate and semiconductor chip of Dalal using the liquid-phase diffusion method of Davis in order to create a high performance bond, and to select Sn as the low-melting point layer in order to take advantage of its reactive properties with Au.

Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dalal, Call, Scharr/applicant's specification, and Bando, in view of Yamada et al (U.S. Patent #5864178), further in view of the admitted prior art in the applicant's specification.

With respect to **claim 28**, Dalal teaches gold bumps (Col 8 Ln 55), but Dalal and Call do not teach that said insulating resin and said first and second bumps have approximately the same elastic modulus. Yamada teaches a polyimide resin (Col 22 Ln 2). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide a resin in the device of Dalal as taught by Yamada in order to reduce the mechanical stress in the device. Furthermore, the applicant's specification discloses that polyimide resin has approximately the same elastic modulus as gold bumps (Paragraph 80). It would have been obvious to one of ordinary skill in the art to have first and second bumps having approximately the same elastic modulus of the insulating resin because it is a normal property of each material.

Application/Control Number: 10/795,994

Art Unit: 2826

Claim 29 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dalal, Call, Scharr, and Bando, in view of Akamatsu et al (U.S. Patent #5611481).

With respect to **claim 29**, Dalal teaches that said first and second bumps are oriented toward one another in said superposing step, the end of the smaller of said first (Fig. 5, 20) and corresponding second bumps being smaller in area than the end of the larger of said first and corresponding second bumps (Fig. 5, 38), but does not teach that said first and corresponding second bumps have ends that are substantially flat. Akamatsu teaches first and second bumps having ends that are substantially flat (Fig. 1, 3 and 4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to provide flat ends on the bumps of Dalal as taught by Akamatsu in order to ensure that the electrical connection has a low contact resistance and is free from repellency problems.

Allowable Subject Matter

Claims 30, 31, and 34 are allowed.

The following is an examiner's statement of reasons for allowance: the best prior art of record does disclose "providing a tin layer on a whole surface, including a surface of the flat end and a side face of each of the gold bumps".

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably Art Unit: 2826

accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ben P. Sandvik whose telephone number is (571) 272-8446. The examiner can normally be reached on Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sue Purvis can be reached on 571-272-1236. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

bps

EVAN PERT PRIMARY EXAMINER